1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
|
#ifndef _PINMUX_H_
#define _PINMUX_H_
/*
* M0 - Mux mode 0
* M1 - Mux mode 1
* M2 - Mux mode 2
* M3 - Mux mode 3
* M4 - Mux mode 4
* M5 - Mux mode 5
* M6 - Mux mode 6
* M7 - Mux mode 7
* IDIS - Input disabled
* IEN - Input enabled
* PD - Active-mode pull-down enabled
* PU - Active-mode pull-up enabled
* PI - Active-mode pull inhibited
* SB_LOW - Standby mode configuration: Output low-level
* SB_HI - Standby mode configuration: Output high-level
* SB_HIZ - Standby mode configuration: Output hi-impedence
* SB_PD - Standby mode pull-down enabled
* SB_PU - Standby mode pull-up enabled
* WKEN - Wakeup input enabled
*/
#define MUX_EVM() \
/* Design Status: NO ERRORS */\
MUX_VAL(CONTROL_PADCONF_GPIO_112, (IEN | PD | M7| SB_PD)) /* gpio_112 - edit 2014-05-11 */\
MUX_VAL(CONTROL_PADCONF_GPIO_113, (IEN | PD | M7 | SB_PD)) /* gpio_113 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPIO_114, (IEN | PD | M7 | SB_PD)) /* gpio_114 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPIO_115, (IEN | PD | M4 )) /* gpio_115 */\
MUX_VAL(CONTROL_PADCONF_GPIO_126, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPIO_127, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPIO_128, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPIO_129, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_CAM_D0, (IEN | PI | M7 )) /* safe_mode - edit 2014-05-11 */\
MUX_VAL(CONTROL_PADCONF_CAM_D1, (IEN | PI | M7 )) /* safe_mode - edit 2014-05-11 */\
MUX_VAL(CONTROL_PADCONF_CAM_D2, (IEN | PI | M7 )) /* safe_mode - edit 2014-05-11 */\
MUX_VAL(CONTROL_PADCONF_CAM_D3, (IEN | PI | M7 )) /* safe_mode - edit 2014-05-11 */\
MUX_VAL(CONTROL_PADCONF_CAM_D4, (IEN | PI | M7 )) /* safe_mode - edit 2014-05-11 */\
MUX_VAL(CONTROL_PADCONF_CAM_D5, (IEN | PD | M7 )) /* safe_mode - edit 2014-05-11 */\
MUX_VAL(CONTROL_PADCONF_CAM_D6, (IEN | PI | M7 )) /* safe_mode - edit 2014-05-11 */\
MUX_VAL(CONTROL_PADCONF_CAM_D7, (IEN | PI | M7 )) /* safe_mode - edit 2014-05-11 */\
MUX_VAL(CONTROL_PADCONF_CAM_D8, (IEN | PI | M7 )) /* safe_mode - edit 2014-05-11 */\
MUX_VAL(CONTROL_PADCONF_CAM_D9, (IEN | PI | M7 )) /* safe_mode - edit 2014-05-11 */\
MUX_VAL(CONTROL_PADCONF_CAM_D10, (IEN | PI | M7 )) /* safe_mode - edit 2014-05-11 */\
MUX_VAL(CONTROL_PADCONF_CAM_D11, (IEN | PI | M7 )) /* safe_mode - edit 2014-05-11 */\
MUX_VAL(CONTROL_PADCONF_CAM_FLD, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_CAM_HS, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_CAM_PCLK, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_CAM_STROBE, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_CAM_VS, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_CAM_WEN, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_CAM_XCLKA, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_CAM_XCLKB, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_DSS_ACBIAS, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_DSS_DATA0, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA1, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA2, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA3, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA4, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA5, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA6, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA7, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA8, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA9, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA10, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA11, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA12, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA13, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA14, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA15, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA16, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA17, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA18, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_DSS_DATA19, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_DSS_DATA20, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA21, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_DSS_DATA22, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_DSS_DATA23, (IDIS | PI | M4 )) /* gpio_93 */\
MUX_VAL(CONTROL_PADCONF_DSS_HSYNC, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_PCLK, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_VSYNC, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_ETK_CLK_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_12 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_CTL_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_13 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D0_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_14 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D1_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_15 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D2_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_16 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D3_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_17 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D4_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_18 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D5_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_19 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D6_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_20 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D7_ES2, (IEN | PD | M4 )) /* gpio_21 */\
MUX_VAL(CONTROL_PADCONF_ETK_D8_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_22 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D9_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_23 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D10_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_24 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D11_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_25 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D12_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_26 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D13_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_27 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D14_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_28 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_ETK_D15_ES2, (IEN | PD | M7 | SB_PD)) /* gpio_29 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_A1, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_A2, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_A3, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_A4, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_A5, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_A6, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_A7, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_A8, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_A9, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_A10, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_A11, (IEN | PD | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_CLK, (IDIS | PI | M0 )) /* gpmc_clk - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D0, (IEN | PU | M0 | SB_PU)) /* gpmc_d0 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D1, (IEN | PU | M0 | SB_PU)) /* gpmc_d1 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D2, (IEN | PU | M0 | SB_PU)) /* gpmc_d2 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D3, (IEN | PU | M0 | SB_PU)) /* gpmc_d3 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D4, (IEN | PU | M0 | SB_PU)) /* gpmc_d4 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D5, (IEN | PU | M0 | SB_PU)) /* gpmc_d5 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D6, (IEN | PU | M0 | SB_PU)) /* gpmc_d6 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D7, (IEN | PU | M0 | SB_PU)) /* gpmc_d7 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D8, (IEN | PU | M0 | SB_PU)) /* gpmc_d8 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D9, (IEN | PU | M0 | SB_PU)) /* gpmc_d9 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D10, (IEN | PU | M0 | SB_PU)) /* gpmc_d10 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D11, (IEN | PU | M0 | SB_PU)) /* gpmc_d11 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D12, (IEN | PU | M0 | SB_PU)) /* gpmc_d12 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D13, (IEN | PU | M0 | SB_PU)) /* gpmc_d13 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D14, (IEN | PU | M0 | SB_PU)) /* gpmc_d14 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_D15, (IEN | PU | M0 | SB_PU)) /* gpmc_d15 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NADV_ALE, (IDIS | PI | M0 )) /* gpmc_nadv_ale - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NBE0_CLE, (IDIS | PI | M0 )) /* gpmc_nbe0_cle - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NBE1, (IEN | PD | M7 | SB_PD )) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NCS0, (IDIS | PI | M0 )) /* gpmc_ncs0 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NCS1, (IDIS | PI | M0 )) /* gpmc_ncs1 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NCS2, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NCS3, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NCS4, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NCS5, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NCS6, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NCS7, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NOE, (IDIS | PI | M0 )) /* gpmc_noe - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NWE, (IDIS | PI | M0 )) /* gpmc_nwe - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_NWP, (IDIS | PI | M0 )) /* gpmc_nwp - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_WAIT0, (IEN | PU | M0 | SB_PU)) /* gpmc_wait0 */\
MUX_VAL(CONTROL_PADCONF_GPMC_WAIT1, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_WAIT2, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_GPMC_WAIT3, (IEN | PU | M7 | SB_PU)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_HDQ_SIO, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_HSUSB0_CLK, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA0, (IEN | PD | M4 )) /* gpio_125 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA1, (IEN | PD | M4 )) /* gpio_130 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA2, (IEN | PD | M4 )) /* gpio_131 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA3, (IEN | PD | M4 )) /* gpio_169 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA4, (IEN | PD | M4 )) /* gpio_188 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA5, (IEN | PD | M4 )) /* gpio_189 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA6, (IEN | PD | M4 )) /* gpio_190 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA7, (IEN | PD | M4 )) /* gpio_191 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DIR, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_NXT, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_STP, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_I2C1_SCL, (IEN | PU | M0 )) /* i2c1_scl */\
MUX_VAL(CONTROL_PADCONF_I2C1_SDA, (IEN | PU | M0 )) /* i2c1_sda */\
MUX_VAL(CONTROL_PADCONF_I2C2_SCL, (IEN | PU | M0 )) /* i2c2_scl */\
MUX_VAL(CONTROL_PADCONF_I2C2_SDA, (IEN | PU | M0 )) /* i2c2_sda */\
MUX_VAL(CONTROL_PADCONF_I2C3_SCL, (IEN | PU | M0 )) /* i2c3_scl */\
MUX_VAL(CONTROL_PADCONF_I2C3_SDA, (IEN | PU | M0 )) /* i2c3_sda */\
MUX_VAL(CONTROL_PADCONF_I2C4_SCL, (IEN | PU | M0 )) /* i2c4_scl */\
MUX_VAL(CONTROL_PADCONF_I2C4_SDA, (IEN | PU | M0 )) /* i2c4_sda */\
MUX_VAL(CONTROL_PADCONF_JTAG_EMU0, (IEN | PU | M0 )) /* jtag_emu0 */\
MUX_VAL(CONTROL_PADCONF_JTAG_EMU1, (IEN | PU | M0 )) /* jtag_emu1 */\
MUX_VAL(CONTROL_PADCONF_JTAG_NTRST, (IEN | PD | M0 )) /* jtag_ntrst */\
MUX_VAL(CONTROL_PADCONF_JTAG_RTCK, (IDIS | PI | M0 )) /* jtag_rtck */\
MUX_VAL(CONTROL_PADCONF_JTAG_TCK, (IEN | PD | M0 )) /* jtag_tck */\
MUX_VAL(CONTROL_PADCONF_JTAG_TDI, (IEN | PU | M0 )) /* jtag_tdi */\
MUX_VAL(CONTROL_PADCONF_JTAG_TDO, (IDIS | PI | M0 )) /* jtag_tdo */\
MUX_VAL(CONTROL_PADCONF_JTAG_TMS, (IEN | PU | M0 )) /* jtag_tms_tmsc */\
MUX_VAL(CONTROL_PADCONF_MCBSP_CLKS, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MCBSP1_CLKR, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MCBSP1_CLKX, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MCBSP1_DR, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MCBSP1_DX, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MCBSP1_FSR, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MCBSP1_FSX, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MCBSP2_CLKX, (IEN | PD | M0 )) /* mcbsp2_clkx */\
MUX_VAL(CONTROL_PADCONF_MCBSP2_DR, (IEN | PD | M0 )) /* mcbsp2_dr */\
MUX_VAL(CONTROL_PADCONF_MCBSP2_DX, (IDIS | PD | M0 )) /* mcbsp2_dx */\
MUX_VAL(CONTROL_PADCONF_MCBSP2_FSX, (IEN | PD | M0 )) /* mcbsp2_fsx */\
MUX_VAL(CONTROL_PADCONF_MCBSP3_CLKX, (IEN | PD | M0 )) /* mcbsp3_clkx */\
MUX_VAL(CONTROL_PADCONF_MCBSP3_DR, (IEN | PD | M0 )) /* mcbsp3_dr */\
MUX_VAL(CONTROL_PADCONF_MCBSP3_DX, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MCBSP3_FSX, (IEN | PD | M0 )) /* mcbsp3_fsx */\
MUX_VAL(CONTROL_PADCONF_MCBSP4_CLKX, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCBSP4_DR, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCBSP4_DX, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCBSP4_FSX, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI1_CLK, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI1_CS0, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI1_CS1, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI1_CS2, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI1_CS3, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MCSPI1_SIMO, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI1_SOMI, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI2_CLK, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MCSPI2_CS0, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MCSPI2_CS1, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MCSPI2_SIMO, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI2_SOMI, (IDIS | PI | M4 )) /* gpio_180 */\
MUX_VAL(CONTROL_PADCONF_MMC1_CLK, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MMC1_CMD, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MMC1_DAT0, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MMC1_DAT1, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MMC1_DAT2, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MMC1_DAT3, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MMC2_CLK, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MMC2_CMD, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MMC2_DAT0, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MMC2_DAT1, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MMC2_DAT2, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MMC2_DAT3, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MMC2_DAT4, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MMC2_DAT5, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MMC2_DAT6, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_MMC2_DAT7, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_SDRC_A0, (IDIS | PI | M0 )) /* sdrc_a0 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A1, (IDIS | PI | M0 )) /* sdrc_a1 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A2, (IDIS | PI | M0 )) /* sdrc_a2 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A3, (IDIS | PI | M0 )) /* sdrc_a3 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A4, (IDIS | PI | M0 )) /* sdrc_a4 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A5, (IDIS | PI | M0 )) /* sdrc_a5 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A6, (IDIS | PI | M0 )) /* sdrc_a6 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A7, (IDIS | PI | M0 )) /* sdrc_a7 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A8, (IDIS | PI | M0 )) /* sdrc_a8 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A9, (IDIS | PI | M0 )) /* sdrc_a9 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A10, (IDIS | PI | M0 )) /* sdrc_a10 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A11, (IDIS | PI | M0 )) /* sdrc_a11 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A12, (IDIS | PI | M0 )) /* sdrc_a12 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A13, (IDIS | PI | M0 )) /* sdrc_a13 */\
MUX_VAL(CONTROL_PADCONF_SDRC_A14, (IDIS | PI | M0 )) /* sdrc_a14 */\
MUX_VAL(CONTROL_PADCONF_SDRC_BA0, (IDIS | PI | M0 )) /* sdrc_ba0 */\
MUX_VAL(CONTROL_PADCONF_SDRC_BA1, (IDIS | PI | M0 )) /* sdrc_ba1 */\
MUX_VAL(CONTROL_PADCONF_SDRC_CKE0, (IDIS | PI | M7 )) /* safe_mode_out1 */\
MUX_VAL(CONTROL_PADCONF_SDRC_CKE1, (IDIS | PI | M7 )) /* safe_mode_out1 */\
MUX_VAL(CONTROL_PADCONF_SDRC_CLK, (IEN | PI | M0 )) /* sdrc_clk */\
MUX_VAL(CONTROL_PADCONF_SDRC_D0, (IEN | PI | M0 )) /* sdrc_d0 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D1, (IEN | PI | M0 )) /* sdrc_d1 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D2, (IEN | PI | M0 )) /* sdrc_d2 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D3, (IEN | PI | M0 )) /* sdrc_d3 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D4, (IEN | PI | M0 )) /* sdrc_d4 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D5, (IEN | PI | M0 )) /* sdrc_d5 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D6, (IEN | PI | M0 )) /* sdrc_d6 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D7, (IEN | PI | M0 )) /* sdrc_d7 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D8, (IEN | PI | M0 )) /* sdrc_d8 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D9, (IEN | PI | M0 )) /* sdrc_d9 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D10, (IEN | PI | M0 )) /* sdrc_d10 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D11, (IEN | PI | M0 )) /* sdrc_d11 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D12, (IEN | PI | M0 )) /* sdrc_d12 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D13, (IEN | PI | M0 )) /* sdrc_d13 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D14, (IEN | PI | M0 )) /* sdrc_d14 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D15, (IEN | PI | M0 )) /* sdrc_d15 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D16, (IEN | PI | M0 )) /* sdrc_d16 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D17, (IEN | PI | M0 )) /* sdrc_d17 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D18, (IEN | PI | M0 )) /* sdrc_d18 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D19, (IEN | PI | M0 )) /* sdrc_d19 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D20, (IEN | PI | M0 )) /* sdrc_d20 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D21, (IEN | PI | M0 )) /* sdrc_d21 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D22, (IEN | PI | M0 )) /* sdrc_d22 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D23, (IEN | PI | M0 )) /* sdrc_d23 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D24, (IEN | PI | M0 )) /* sdrc_d24 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D25, (IEN | PI | M0 )) /* sdrc_d25 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D26, (IEN | PI | M0 )) /* sdrc_d26 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D27, (IEN | PI | M0 )) /* sdrc_d27 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D28, (IEN | PI | M0 )) /* sdrc_d28 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D29, (IEN | PI | M0 )) /* sdrc_d29 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D30, (IEN | PI | M0 )) /* sdrc_d30 */\
MUX_VAL(CONTROL_PADCONF_SDRC_D31, (IEN | PI | M0 )) /* sdrc_d31 */\
MUX_VAL(CONTROL_PADCONF_SDRC_DM0, (IDIS | PI | M0 )) /* sdrc_dm0 */\
MUX_VAL(CONTROL_PADCONF_SDRC_DM1, (IDIS | PI | M0 )) /* sdrc_dm1 */\
MUX_VAL(CONTROL_PADCONF_SDRC_DM2, (IDIS | PI | M0 )) /* sdrc_dm2 */\
MUX_VAL(CONTROL_PADCONF_SDRC_DM3, (IDIS | PI | M0 )) /* sdrc_dm3 */\
MUX_VAL(CONTROL_PADCONF_SDRC_DQS0, (IEN | PI | M0 )) /* sdrc_dqs0 */\
MUX_VAL(CONTROL_PADCONF_SDRC_DQS1, (IEN | PI | M0 )) /* sdrc_dqs1 */\
MUX_VAL(CONTROL_PADCONF_SDRC_DQS2, (IEN | PI | M0 )) /* sdrc_dqs2 */\
MUX_VAL(CONTROL_PADCONF_SDRC_DQS3, (IEN | PI | M0 )) /* sdrc_dqs3 */\
MUX_VAL(CONTROL_PADCONF_SDRC_NCAS, (IDIS | PI | M0 )) /* sdrc_ncas */\
MUX_VAL(CONTROL_PADCONF_SDRC_NCLK, (IDIS | PI | M0 )) /* sdrc_nclk */\
MUX_VAL(CONTROL_PADCONF_SDRC_NCS0, (IDIS | PI | M0 )) /* sdrc_ncs0 */\
MUX_VAL(CONTROL_PADCONF_SDRC_NCS1, (IDIS | PI | M0 )) /* sdrc_ncs1 */\
MUX_VAL(CONTROL_PADCONF_SDRC_NRAS, (IDIS | PI | M0 )) /* sdrc_nras */\
MUX_VAL(CONTROL_PADCONF_SDRC_NWE, (IDIS | PI | M0 )) /* sdrc_nwe */\
MUX_VAL(CONTROL_PADCONF_SYS_32K, (IEN | PI | M0 )) /* sys_32k */\
MUX_VAL(CONTROL_PADCONF_SYS_BOOT0, (IEN | PI | M0 )) /* sys_boot0 */\
MUX_VAL(CONTROL_PADCONF_SYS_BOOT1, (IEN | PI | M0 )) /* sys_boot1 */\
MUX_VAL(CONTROL_PADCONF_SYS_BOOT2, (IEN | PI | M0 )) /* sys_boot2 */\
MUX_VAL(CONTROL_PADCONF_SYS_BOOT3, (IEN | PI | M0 )) /* sys_boot3 */\
MUX_VAL(CONTROL_PADCONF_SYS_BOOT4, (IEN | PI | M0 )) /* sys_boot4 */\
MUX_VAL(CONTROL_PADCONF_SYS_BOOT5, (IEN | PI | M0 )) /* sys_boot5 */\
MUX_VAL(CONTROL_PADCONF_SYS_BOOT6, (IEN | PI | M0 )) /* sys_boot6 */\
MUX_VAL(CONTROL_PADCONF_SYS_CLKOUT1, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_SYS_CLKOUT2, (IEN | PD | M7 | SB_PD)) /* safe_mode - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_SYS_CLKREQ, (IEN | PD | M7 | SB_PD)) /* gpio_1 - edit 2014-05-11 */ \
MUX_VAL(CONTROL_PADCONF_SYS_NIRQ, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_SYS_NRESWARM, (IEN | PU | M0 )) /* sys_nreswarm */\
MUX_VAL(CONTROL_PADCONF_SYS_OFF_MODE, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_UART1_CTS, (IEN | PU | M0 )) /* uart1_cts */\
MUX_VAL(CONTROL_PADCONF_UART1_RTS, (IDIS | PU | M0 )) /* uart1_rts */\
MUX_VAL(CONTROL_PADCONF_UART1_RX, (IEN | PU | M0 )) /* uart1_rx */\
MUX_VAL(CONTROL_PADCONF_UART1_TX, (IDIS | PU | M0 )) /* uart1_tx */\
MUX_VAL(CONTROL_PADCONF_UART2_CTS, (IEN | PU | M4 )) /* gpio_144 */\
MUX_VAL(CONTROL_PADCONF_UART2_RTS, (IEN | PU | M4 )) /* gpio_145 */\
MUX_VAL(CONTROL_PADCONF_UART2_RX, (IEN | PU | M4 )) /* gpio_147 */\
MUX_VAL(CONTROL_PADCONF_UART2_TX, (IEN | PU | M4 )) /* gpio_146 */\
MUX_VAL(CONTROL_PADCONF_UART3_CTS_RCTX, (IEN | PU | M0 )) /* uart3_cts_rctx */\
MUX_VAL(CONTROL_PADCONF_UART3_RTS_SD, (IDIS | PU | M0 )) /* uart3_rts_sd */\
MUX_VAL(CONTROL_PADCONF_UART3_RX_IRRX, (IEN | PU | M0 )) /* uart3_rx_irrx */\
MUX_VAL(CONTROL_PADCONF_UART3_TX_IRTX, (IDIS | PU | M0 )) /* uart3_tx_irtx */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_CLK, (IEN | PI | M0 )) /* hsusb0_clk */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA0, (IEN | PI | M0)) /* hsusb0_data0 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA1, (IEN | PI | M0)) /* hsusb0_data1 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA2, (IEN | PI | M0)) /* hsusb0_data2 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA3, (IEN | PI | M0)) /* hsusb0_data3 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA4, (IEN | PI | M0)) /* hsusb0_data4 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA5, (IEN | PI | M0)) /* hsusb0_data5 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA6, (IEN | PI | M0)) /* hsusb0_data6 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DATA7, (IEN | PI | M0)) /* hsusb0_data7 */\
MUX_VAL(CONTROL_PADCONF_HSUSB0_DIR, (IEN | PI | M0)) /*hsusb0_dir */ \
MUX_VAL(CONTROL_PADCONF_HSUSB0_STP, (IDIS | PI | M0)) /*hsusb0_stp */ \
MUX_VAL(CONTROL_PADCONF_HSUSB0_NXT, (IEN | PI | M0)) /*hsusb0_nxt */ \
MUX_VAL(CONTROL_PADCONF_ETK_D3_ES2, (IDIS | PI | M4)) /* gpio_17 */
#endif
|
