diff options
| author | Sergey Kubushyn <ksi@koi8.net> | 2007-08-10 20:26:18 +0200 | 
|---|---|---|
| committer | Stefan Roese <sr@denx.de> | 2007-08-10 20:26:18 +0200 | 
| commit | c74b2108e31fe09bd1c5d291c3cf360510d4f13e (patch) | |
| tree | 513414e91717e83f1b78e468c912fc589da9094d /cpu/arm926ejs/davinci/timer.c | |
| parent | b0d2962faf200b816410893faff31e54287b9075 (diff) | |
| download | olio-uboot-2014.01-c74b2108e31fe09bd1c5d291c3cf360510d4f13e.tar.xz olio-uboot-2014.01-c74b2108e31fe09bd1c5d291c3cf360510d4f13e.zip | |
[ARM] TI DaVinci support, hopefully final
Add support for the following DaVinci boards:
- DV_EVM
- SCHMOOGIE
- SONATA
Changes:
- Split into separate board directories
- Removed changes to MTD_DEBUG (or whatever it's called)
- New CONFIG_CMD party line followed
- Some cosmetic fixes, cleanup etc.
- Patches against the latest U-Boot tree as of now.
- Fixed CONFIG_CMD_NET in net files.
- Fixed CONFIG_CMD_EEPROM for schmoogie.
- Made sure it compiles and works (forceenv() link problem) on SCHMOOGIE and
   DV_EVM. Can't check if it works on SONATA, don't have a board any more,
   but it at least compiles.
Here is an excerpt from session log on SCHMOOGIE...
U-Boot 1.2.0-g6c33c785-dirty (Aug  7 2007 - 13:07:17)
DRAM:  128 MB
NAND:  128 MiB
In:    serial
Out:   serial
Err:   serial
ARM Clock : 297MHz
DDR Clock : 162MHz
ETH PHY   : DP83848 @ 0x01
U-Boot > iprobe
Valid chip addresses: 1B 38 3A 3D 3F 50 5D 6F
U-Boot > ping 192.168.253.10
host 192.168.253.10 is alive
U-Boot >
Signed-off-by: Sergey Kubushyn <ksi@koi8.net>
Acked-by: Dirk Behme <dirk.behme@gmail.com>
Acked-by: Zach Sadecki <Zach.Sadecki@ripcode.com>
Acked-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'cpu/arm926ejs/davinci/timer.c')
| -rw-r--r-- | cpu/arm926ejs/davinci/timer.c | 165 | 
1 files changed, 165 insertions, 0 deletions
| diff --git a/cpu/arm926ejs/davinci/timer.c b/cpu/arm926ejs/davinci/timer.c new file mode 100644 index 000000000..c6b1dda51 --- /dev/null +++ b/cpu/arm926ejs/davinci/timer.c @@ -0,0 +1,165 @@ +/* + * (C) Copyright 2003 + * Texas Instruments <www.ti.com> + * + * (C) Copyright 2002 + * Sysgo Real-Time Solutions, GmbH <www.elinos.com> + * Marius Groeger <mgroeger@sysgo.de> + * + * (C) Copyright 2002 + * Sysgo Real-Time Solutions, GmbH <www.elinos.com> + * Alex Zuepke <azu@sysgo.de> + * + * (C) Copyright 2002-2004 + * Gary Jennejohn, DENX Software Engineering, <gj@denx.de> + * + * (C) Copyright 2004 + * Philippe Robin, ARM Ltd. <philippe.robin@arm.com> + * + * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net> + * + * See file CREDITS for list of people who contributed to this + * project. + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License as + * published by the Free Software Foundation; either version 2 of + * the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 59 Temple Place, Suite 330, Boston, + * MA 02111-1307 USA + */ + +#include <common.h> +#include <arm926ejs.h> + +typedef volatile struct { +	u_int32_t	pid12; +	u_int32_t	emumgt_clksped; +	u_int32_t	gpint_en; +	u_int32_t	gpdir_dat; +	u_int32_t	tim12; +	u_int32_t	tim34; +	u_int32_t	prd12; +	u_int32_t	prd34; +	u_int32_t	tcr; +	u_int32_t	tgcr; +	u_int32_t	wdtcr; +	u_int32_t	tlgc; +	u_int32_t	tlmr; +} davinci_timer; + +davinci_timer		*timer = (davinci_timer *)CFG_TIMERBASE; + +#define TIMER_LOAD_VAL	(CFG_HZ_CLOCK / CFG_HZ) +#define READ_TIMER	timer->tim34 + +static ulong timestamp; +static ulong lastinc; + +int timer_init(void) +{ +	/* We are using timer34 in unchained 32-bit mode, full speed */ +	timer->tcr = 0x0; +	timer->tgcr = 0x0; +	timer->tgcr = 0x06; +	timer->tim34 = 0x0; +	timer->prd34 = TIMER_LOAD_VAL; +	lastinc = 0; +	timer->tcr = 0x80 << 16; +	timestamp = 0; + +	return(0); +} + +void reset_timer(void) +{ +	reset_timer_masked(); +} + +ulong get_timer(ulong base) +{ +	return(get_timer_masked() - base); +} + +void set_timer(ulong t) +{ +	timestamp = t; +} + +void udelay(unsigned long usec) +{ +	udelay_masked(usec); +} + +void reset_timer_masked(void) +{ +	lastinc = READ_TIMER; +	timestamp = 0; +} + +ulong get_timer_raw(void) +{ +	ulong now = READ_TIMER; + +	if (now >= lastinc) { +		/* normal mode */ +		timestamp += now - lastinc; +	} else { +		/* overflow ... */ +		timestamp += now + TIMER_LOAD_VAL - lastinc; +	} +	lastinc = now; +	return timestamp; +} + +ulong get_timer_masked(void) +{ +	return(get_timer_raw() / TIMER_LOAD_VAL); +} + +void udelay_masked(unsigned long usec) +{ +	ulong tmo; +	ulong endtime; +	signed long diff; + +	tmo = CFG_HZ_CLOCK / 1000; +	tmo *= usec; +	tmo /= 1000; + +	endtime = get_timer_raw() + tmo; + +	do { +		ulong now = get_timer_raw(); +		diff = endtime - now; +	} while (diff >= 0); +} + +/* + * This function is derived from PowerPC code (read timebase as long long). + * On ARM it just returns the timer value. + */ +unsigned long long get_ticks(void) +{ +	return(get_timer(0)); +} + +/* + * This function is derived from PowerPC code (timebase clock frequency). + * On ARM it returns the number of timer ticks per second. + */ +ulong get_tbclk(void) +{ +	ulong tbclk; + +	tbclk = CFG_HZ; +	return(tbclk); +} |