diff options
| author | Kumar Gala <galak@kernel.crashing.org> | 2011-09-16 09:54:30 -0500 |
|---|---|---|
| committer | Kumar Gala <galak@kernel.crashing.org> | 2011-10-03 08:52:14 -0500 |
| commit | 5ace2992b5a89afaa3144af4a076480651f4ddfa (patch) | |
| tree | 33ea3a1a255e58c0440ee4efc6ade3a6e3adb693 /arch/powerpc/cpu/mpc85xx/cmd_errata.c | |
| parent | 568336ecc7083afd0b8b16a6b8b4a796491c142f (diff) | |
| download | olio-uboot-2014.01-5ace2992b5a89afaa3144af4a076480651f4ddfa.tar.xz olio-uboot-2014.01-5ace2992b5a89afaa3144af4a076480651f4ddfa.zip | |
powerpc/mpc8548: Add workaround for erratum NMG_DDR120
Erratum NMG_DDR120 (DDR19 in MPC8548 errata document) applies to some
early version silicons. The default settings of the DDR IO receiver
biasing may not work at cold temperature. When a failure occurs,
a DDR input latches an incorrect value. The workaround will set the
receiver to an acceptable bias point.
Signed-off-by: Gong Chen
Signed-off-by: Zhao Chenhui <chenhui.zhao@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'arch/powerpc/cpu/mpc85xx/cmd_errata.c')
| -rw-r--r-- | arch/powerpc/cpu/mpc85xx/cmd_errata.c | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/arch/powerpc/cpu/mpc85xx/cmd_errata.c b/arch/powerpc/cpu/mpc85xx/cmd_errata.c index 0478ec1ed..f0fa0f565 100644 --- a/arch/powerpc/cpu/mpc85xx/cmd_errata.c +++ b/arch/powerpc/cpu/mpc85xx/cmd_errata.c @@ -96,6 +96,10 @@ static int do_errata(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]) #ifdef CONFIG_SYS_FSL_ERRATUM_IFC_A003399 puts("Work-around for Erratum IFC A-003399 enabled\n"); #endif +#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_DDR120 + if ((SVR_MAJ(svr) == 1) || IS_SVR_REV(svr, 2, 0)) + puts("Work-around for Erratum NMG DDR120 enabled\n"); +#endif return 0; } |