diff options
| author | Tom Rini <trini@ti.com> | 2014-01-10 10:56:00 -0500 | 
|---|---|---|
| committer | Tom Rini <trini@ti.com> | 2014-01-10 10:56:00 -0500 | 
| commit | 7f673c99c2d8d1aa21996c5b914f06d784b080ca (patch) | |
| tree | df68108a0bd7326dc6299b96853b769220c55470 /arch/arm/cpu/armv7/mx6/clock.c | |
| parent | 8401bfa91ef57e331e2a3abdf768d41803bec88e (diff) | |
| parent | 10a147bc665367111920be657409a5d56d3c0590 (diff) | |
| download | olio-uboot-2014.01-7f673c99c2d8d1aa21996c5b914f06d784b080ca.tar.xz olio-uboot-2014.01-7f673c99c2d8d1aa21996c5b914f06d784b080ca.zip | |
Merge branch 'master' of git://git.denx.de/u-boot-arm
Bringing in the MMC tree means that CONFIG_BOUNCE_BUFFER needed to be
added to include/configs/exynos5-dt.h now.
Conflicts:
	include/configs/exynos5250-dt.h
Signed-off-by: Tom Rini <trini@ti.com>
Diffstat (limited to 'arch/arm/cpu/armv7/mx6/clock.c')
| -rw-r--r-- | arch/arm/cpu/armv7/mx6/clock.c | 23 | 
1 files changed, 12 insertions, 11 deletions
| diff --git a/arch/arm/cpu/armv7/mx6/clock.c b/arch/arm/cpu/armv7/mx6/clock.c index 873d9d0fd..fcc4f352c 100644 --- a/arch/arm/cpu/armv7/mx6/clock.c +++ b/arch/arm/cpu/armv7/mx6/clock.c @@ -94,7 +94,7 @@ static u32 decode_pll(enum pll_clocks pll, u32 infreq)  		div = __raw_readl(&imx_ccm->analog_pll_enet);  		div &= BM_ANADIG_PLL_ENET_DIV_SELECT; -		return (div == 3 ? 125000000 : 25000000 * (div << 1)); +		return 25000000 * (div + (div >> 1) + 1);  	default:  		return 0;  	} @@ -310,7 +310,18 @@ static u32 get_mmdc_ch0_clk(void)  	return freq / (podf + 1);  } +#else +static u32 get_mmdc_ch0_clk(void) +{ +	u32 cbcdr = __raw_readl(&imx_ccm->cbcdr); +	u32 mmdc_ch0_podf = (cbcdr & MXC_CCM_CBCDR_MMDC_CH0_PODF_MASK) >> +				MXC_CCM_CBCDR_MMDC_CH0_PODF_OFFSET; + +	return get_periph_clk() / (mmdc_ch0_podf + 1); +} +#endif +#ifdef CONFIG_FEC_MXC  int enable_fec_anatop_clock(void)  {  	u32 reg = 0; @@ -339,16 +350,6 @@ int enable_fec_anatop_clock(void)  	return 0;  } - -#else -static u32 get_mmdc_ch0_clk(void) -{ -	u32 cbcdr = __raw_readl(&imx_ccm->cbcdr); -	u32 mmdc_ch0_podf = (cbcdr & MXC_CCM_CBCDR_MMDC_CH0_PODF_MASK) >> -				MXC_CCM_CBCDR_MMDC_CH0_PODF_OFFSET; - -	return get_periph_clk() / (mmdc_ch0_podf + 1); -}  #endif  static u32 get_usdhc_clk(u32 port) |