summaryrefslogtreecommitdiff
path: root/drivers/gpu/pvr/services4/srvkm/hwdefs/sgxmpdefs.h
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/pvr/services4/srvkm/hwdefs/sgxmpdefs.h')
-rwxr-xr-x[-rw-r--r--]drivers/gpu/pvr/services4/srvkm/hwdefs/sgxmpdefs.h22
1 files changed, 22 insertions, 0 deletions
diff --git a/drivers/gpu/pvr/services4/srvkm/hwdefs/sgxmpdefs.h b/drivers/gpu/pvr/services4/srvkm/hwdefs/sgxmpdefs.h
index 4b9649f9f88..a4cd81ec819 100644..100755
--- a/drivers/gpu/pvr/services4/srvkm/hwdefs/sgxmpdefs.h
+++ b/drivers/gpu/pvr/services4/srvkm/hwdefs/sgxmpdefs.h
@@ -65,6 +65,28 @@ CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_MASTER_DPM_MASK 0x00080000U
#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_MASTER_DPM_SHIFT 19
#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_MASTER_DPM_SIGNED 0
+/* Register EUR_CR_MASTER_BIF_INT_STAT */
+#define EUR_CR_MASTER_BIF_INT_STAT 0x4C04
+#define EUR_CR_MASTER_BIF_INT_STAT_FAULT_REQ_MASK 0x00003FFFU
+#define EUR_CR_MASTER_BIF_INT_STAT_FAULT_REQ_SHIFT 0
+#define EUR_CR_MASTER_BIF_INT_STAT_FAULT_REQ_SIGNED 0
+#define EUR_CR_MASTER_BIF_INT_STAT_FAULT_TYPE_MASK 0x00070000U
+#define EUR_CR_MASTER_BIF_INT_STAT_FAULT_TYPE_SHIFT 16
+#define EUR_CR_MASTER_BIF_INT_STAT_FAULT_TYPE_SIGNED 0
+#define EUR_CR_MASTER_BIF_INT_STAT_FLUSH_COMPLETE_MASK 0x00080000U
+#define EUR_CR_MASTER_BIF_INT_STAT_FLUSH_COMPLETE_SHIFT 19
+#define EUR_CR_MASTER_BIF_INT_STAT_FLUSH_COMPLETE_SIGNED 0
+/* Register EUR_CR_MASTER_BIF_FAULT */
+#define EUR_CR_MASTER_BIF_FAULT 0x4C08
+#define EUR_CR_MASTER_BIF_FAULT_CID_MASK 0x0000000FU
+#define EUR_CR_MASTER_BIF_FAULT_CID_SHIFT 0
+#define EUR_CR_MASTER_BIF_FAULT_CID_SIGNED 0
+#define EUR_CR_MASTER_BIF_FAULT_SB_MASK 0x000001F0U
+#define EUR_CR_MASTER_BIF_FAULT_SB_SHIFT 4
+#define EUR_CR_MASTER_BIF_FAULT_SB_SIGNED 0
+#define EUR_CR_MASTER_BIF_FAULT_ADDR_MASK 0xFFFFF000U
+#define EUR_CR_MASTER_BIF_FAULT_ADDR_SHIFT 12
+#define EUR_CR_MASTER_BIF_FAULT_ADDR_SIGNED 0
/* Register EUR_CR_MASTER_BIF_CTRL_INVAL */
#define EUR_CR_MASTER_BIF_CTRL_INVAL 0x4C34
#define EUR_CR_MASTER_BIF_CTRL_INVAL_PTE_MASK 0x00000004U