diff options
| author | Jarkko Sakkinen <jarkko.sakkinen@intel.com> | 2012-05-08 21:22:46 +0300 | 
|---|---|---|
| committer | H. Peter Anvin <hpa@linux.intel.com> | 2012-05-08 15:04:27 -0700 | 
| commit | cda846f101fb1396b6924f1d9b68ac3d42de5403 (patch) | |
| tree | 1fa8716c308b8e10156a1caf51d8ff6c98eceea9 /arch/x86/include/asm/processor.h | |
| parent | bf8b88e97716feb750c3d34492f00d9c085e1183 (diff) | |
| download | olio-linux-3.10-cda846f101fb1396b6924f1d9b68ac3d42de5403.tar.xz olio-linux-3.10-cda846f101fb1396b6924f1d9b68ac3d42de5403.zip  | |
x86, realmode: read cr4 and EFER from kernel for 64-bit trampoline
This patch changes 64-bit trampoline so that CR4 and
EFER are provided by the kernel instead of using fixed
values.
Signed-off-by: Jarkko Sakkinen <jarkko.sakkinen@intel.com>
Link: http://lkml.kernel.org/r/1336501366-28617-24-git-send-email-jarkko.sakkinen@intel.com
Signed-off-by: H. Peter Anvin <hpa@linux.intel.com>
Diffstat (limited to 'arch/x86/include/asm/processor.h')
| -rw-r--r-- | arch/x86/include/asm/processor.h | 7 | 
1 files changed, 6 insertions, 1 deletions
diff --git a/arch/x86/include/asm/processor.h b/arch/x86/include/asm/processor.h index 4fa7dcceb6c..404583ccf0c 100644 --- a/arch/x86/include/asm/processor.h +++ b/arch/x86/include/asm/processor.h @@ -544,13 +544,16 @@ static inline void load_sp0(struct tss_struct *tss,   * enable), so that any CPU's that boot up   * after us can get the correct flags.   */ -extern unsigned long		mmu_cr4_features; +extern unsigned long mmu_cr4_features; +extern u32 *trampoline_cr4_features;  static inline void set_in_cr4(unsigned long mask)  {  	unsigned long cr4;  	mmu_cr4_features |= mask; +	if (trampoline_cr4_features) +		*trampoline_cr4_features = mmu_cr4_features;  	cr4 = read_cr4();  	cr4 |= mask;  	write_cr4(cr4); @@ -561,6 +564,8 @@ static inline void clear_in_cr4(unsigned long mask)  	unsigned long cr4;  	mmu_cr4_features &= ~mask; +	if (trampoline_cr4_features) +		*trampoline_cr4_features = mmu_cr4_features;  	cr4 = read_cr4();  	cr4 &= ~mask;  	write_cr4(cr4);  |