diff options
Diffstat (limited to 'board/phytec/pcm051/board.c')
| -rw-r--r-- | board/phytec/pcm051/board.c | 16 | 
1 files changed, 0 insertions, 16 deletions
| diff --git a/board/phytec/pcm051/board.c b/board/phytec/pcm051/board.c index 93c611dfc..281f69931 100644 --- a/board/phytec/pcm051/board.c +++ b/board/phytec/pcm051/board.c @@ -59,22 +59,6 @@ static struct ctrl_dev *cdev = (struct ctrl_dev *)CTRL_DEVICE_BASE;  /* DDR RAM defines */  #define DDR_CLK_MHZ		303 /* DDR_DPLL_MULT value */ -static void rtc32k_enable(void) -{ -	struct rtc_regs *rtc = (struct rtc_regs *)RTC_BASE; - -	/* -	 * Unlock the RTC's registers.  For more details please see the -	 * RTC_SS section of the TRM.  In order to unlock we need to -	 * write these specific values (keys) in this order. -	 */ -	writel(0x83e70b13, &rtc->kick0r); -	writel(0x95a4f1e0, &rtc->kick1r); - -	/* Enable the RTC 32K OSC by setting bits 3 and 6. */ -	writel((1 << 3) | (1 << 6), &rtc->osc); -} -  static const struct ddr_data ddr3_data = {  	.datardsratio0 = MT41J256M8HX15E_RD_DQS,  	.datawdsratio0 = MT41J256M8HX15E_WR_DQS, |