diff options
| -rw-r--r-- | cpu/mpc85xx/cpu_init.c | 19 | ||||
| -rw-r--r-- | cpu/mpc85xx/start.S | 23 | ||||
| -rw-r--r-- | cpu/mpc85xx/tlb.c | 2 | ||||
| -rw-r--r-- | cpu/mpc85xx/u-boot-nand.lds | 138 | ||||
| -rw-r--r-- | drivers/misc/fsl_law.c | 2 | 
5 files changed, 183 insertions, 1 deletions
| diff --git a/cpu/mpc85xx/cpu_init.c b/cpu/mpc85xx/cpu_init.c index a54cf5d15..5f6651182 100644 --- a/cpu/mpc85xx/cpu_init.c +++ b/cpu/mpc85xx/cpu_init.c @@ -291,6 +291,25 @@ int cpu_init_r(void)  	asm("msync;isync");  	cache_ctl = l2cache->l2ctl; + +#if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L2_ADDR) +	if (cache_ctl & MPC85xx_L2CTL_L2E) { +		/* Clear L2 SRAM memory-mapped base address */ +		out_be32(&l2cache->l2srbar0, 0x0); +		out_be32(&l2cache->l2srbar1, 0x0); + +		/* set MBECCDIS=0, SBECCDIS=0 */ +		clrbits_be32(&l2cache->l2errdis, +				(MPC85xx_L2ERRDIS_MBECC | +				 MPC85xx_L2ERRDIS_SBECC)); + +		/* set L2E=0, L2SRAM=0 */ +		clrbits_be32(&l2cache->l2ctl, +				(MPC85xx_L2CTL_L2E | +				 MPC85xx_L2CTL_L2SRAM_ENTIRE)); +	} +#endif +  	l2siz_field = (cache_ctl >> 28) & 0x3;  	switch (l2siz_field) { diff --git a/cpu/mpc85xx/start.S b/cpu/mpc85xx/start.S index eeee7a976..c9e91a90d 100644 --- a/cpu/mpc85xx/start.S +++ b/cpu/mpc85xx/start.S @@ -57,10 +57,12 @@  	GOT_ENTRY(_GOT2_TABLE_)  	GOT_ENTRY(_FIXUP_TABLE_) +#ifndef CONFIG_NAND_SPL  	GOT_ENTRY(_start)  	GOT_ENTRY(_start_of_vectors)  	GOT_ENTRY(_end_of_vectors)  	GOT_ENTRY(transfer_to_handler) +#endif  	GOT_ENTRY(__init_end)  	GOT_ENTRY(_end) @@ -239,10 +241,11 @@ _start_e500:  #endif /* CONFIG_MPC8569 */ -	/* create a temp mapping in AS=1 to the 4M boot window */  	lis     r6,FSL_BOOKE_MAS0(1, 15, 0)@h  	ori     r6,r6,FSL_BOOKE_MAS0(1, 15, 0)@l +#ifndef CONFIG_SYS_RAMBOOT +	/* create a temp mapping in AS=1 to the 4M boot window */  	lis     r7,FSL_BOOKE_MAS1(1, 1, 0, 1, BOOKE_PAGESZ_4M)@h  	ori     r7,r7,FSL_BOOKE_MAS1(1, 1, 0, 1, BOOKE_PAGESZ_4M)@l @@ -252,6 +255,20 @@ _start_e500:  	/* The 85xx has the default boot window 0xff800000 - 0xffffffff */  	lis     r9,FSL_BOOKE_MAS3(0xffc00000, 0, (MAS3_SX|MAS3_SW|MAS3_SR))@h  	ori     r9,r9,FSL_BOOKE_MAS3(0xffc00000, 0, (MAS3_SX|MAS3_SW|MAS3_SR))@l +#else +	/* +	 * create a temp mapping in AS=1 to the 1M TEXT_BASE space, the main +	 * image has been relocated to TEXT_BASE on the second stage. +	 */ +	lis     r7,FSL_BOOKE_MAS1(1, 1, 0, 1, BOOKE_PAGESZ_1M)@h +	ori     r7,r7,FSL_BOOKE_MAS1(1, 1, 0, 1, BOOKE_PAGESZ_1M)@l + +	lis     r8,FSL_BOOKE_MAS2(TEXT_BASE, (MAS2_I|MAS2_G))@h +	ori     r8,r8,FSL_BOOKE_MAS2(TEXT_BASE, (MAS2_I|MAS2_G))@l + +	lis     r9,FSL_BOOKE_MAS3(TEXT_BASE, 0, (MAS3_SX|MAS3_SW|MAS3_SR))@h +	ori     r9,r9,FSL_BOOKE_MAS3(TEXT_BASE, 0, (MAS3_SX|MAS3_SW|MAS3_SR))@l +#endif  	mtspr   MAS0,r6  	mtspr   MAS1,r7 @@ -363,6 +380,7 @@ _start_cont:  	bl	board_init_f  	isync +#ifndef CONFIG_NAND_SPL  	. = EXC_OFF_SYS_RESET  	.globl	_start_of_vectors  _start_of_vectors: @@ -817,6 +835,7 @@ in32:  in32r:  	lwbrx	r3,r0,r3  	blr +#endif  /* !CONFIG_NAND_SPL */  /*------------------------------------------------------------------------------*/ @@ -1001,6 +1020,7 @@ clear_bss:  	mr	r4,r10		/* Destination Address		*/  	bl	board_init_r +#ifndef CONFIG_NAND_SPL  	/*  	 * Copy exception vector code to low memory  	 * @@ -1154,3 +1174,4 @@ setup_ivors:  #include "fixed_ivor.S"  	blr +#endif /* !CONFIG_NAND_SPL */ diff --git a/cpu/mpc85xx/tlb.c b/cpu/mpc85xx/tlb.c index 44e80b1b7..6e94c237a 100644 --- a/cpu/mpc85xx/tlb.c +++ b/cpu/mpc85xx/tlb.c @@ -55,6 +55,7 @@ void init_tlbs(void)  	return ;  } +#ifndef CONFIG_NAND_SPL  void set_tlb(u8 tlb, u32 epn, u64 rpn,  	     u8 perms, u8 wimge,  	     u8 ts, u8 esel, u8 tsize, u8 iprot) @@ -209,3 +210,4 @@ unsigned int setup_ddr_tlbs(unsigned int memsize_in_meg)  	 */  	return memsize_in_meg;  } +#endif /* !CONFIG_NAND_SPL */ diff --git a/cpu/mpc85xx/u-boot-nand.lds b/cpu/mpc85xx/u-boot-nand.lds new file mode 100644 index 000000000..a0fc8f138 --- /dev/null +++ b/cpu/mpc85xx/u-boot-nand.lds @@ -0,0 +1,138 @@ +/* + * Copyright 2009 Freescale Semiconductor, Inc. + * + * See file CREDITS for list of people who contributed to this + * project. + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License as + * published by the Free Software Foundation; either version 2 of + * the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 59 Temple Place, Suite 330, Boston, + * MA 02111-1307 USA + */ + +OUTPUT_ARCH(powerpc) +/* Do we need any of these for elf? +   __DYNAMIC = 0;    */ +PHDRS +{ +  text PT_LOAD; +  bss PT_LOAD; +} + +SECTIONS +{ +  /* Read-only sections, merged into text segment: */ +  . = + SIZEOF_HEADERS; +  .interp : { *(.interp) } +  .hash          : { *(.hash)		} +  .dynsym        : { *(.dynsym)		} +  .dynstr        : { *(.dynstr)		} +  .rel.text      : { *(.rel.text)		} +  .rela.text     : { *(.rela.text)	} +  .rel.data      : { *(.rel.data)		} +  .rela.data     : { *(.rela.data)	} +  .rel.rodata    : { *(.rel.rodata)	} +  .rela.rodata   : { *(.rela.rodata)	} +  .rel.got       : { *(.rel.got)		} +  .rela.got      : { *(.rela.got)		} +  .rel.ctors     : { *(.rel.ctors)	} +  .rela.ctors    : { *(.rela.ctors)	} +  .rel.dtors     : { *(.rel.dtors)	} +  .rela.dtors    : { *(.rela.dtors)	} +  .rel.bss       : { *(.rel.bss)		} +  .rela.bss      : { *(.rela.bss)		} +  .rel.plt       : { *(.rel.plt)		} +  .rela.plt      : { *(.rela.plt)		} +  .init          : { *(.init)	} +  .plt : { *(.plt) } +  .text      : +  { +    *(.text) +    *(.fixup) +    *(.got1) +   } :text +    _etext = .; +    PROVIDE (etext = .); +    .rodata    : +   { +    *(.eh_frame) +    *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*))) +  } :text +  .fini      : { *(.fini)    } =0 +  .ctors     : { *(.ctors)   } +  .dtors     : { *(.dtors)   } + +  /* Read-write section, merged into data segment: */ +  . = (. + 0x00FF) & 0xFFFFFF00; +  _erotext = .; +  PROVIDE (erotext = .); +  .reloc   : +  { +    *(.got) +    _GOT2_TABLE_ = .; +    *(.got2) +    _FIXUP_TABLE_ = .; +    *(.fixup) +  } +  __got2_entries = (_FIXUP_TABLE_ - _GOT2_TABLE_) >> 2; +  __fixup_entries = (. - _FIXUP_TABLE_) >> 2; + +  .data    : +  { +    *(.data) +    *(.data1) +    *(.sdata) +    *(.sdata2) +    *(.dynamic) +    CONSTRUCTORS +  } +  _edata  =  .; +  PROVIDE (edata = .); + +  . = .; +  __u_boot_cmd_start = .; +  .u_boot_cmd : { *(.u_boot_cmd) } +  __u_boot_cmd_end = .; + +  . = .; +  __start___ex_table = .; +  __ex_table : { *(__ex_table) } +  __stop___ex_table = .; + +  . = ALIGN(256); +  __init_begin = .; +  .text.init : { *(.text.init) } +  .data.init : { *(.data.init) } +  . = ALIGN(256); +  __init_end = .; + +  .bootpg ADDR(.text) - 0x1000 : +  { +    cpu/mpc85xx/start.o	(.bootpg) +  } :text = 0xffff + +  . = ADDR(.text) + 0x80000; + +  __bss_start = .; +  .bss (NOLOAD)       : +  { +   *(.sbss) *(.scommon) +   *(.dynbss) +   *(.bss) +   *(COMMON) +  } :bss + +  . = ALIGN(4); +  _end = . ; +  PROVIDE (end = .); +} diff --git a/drivers/misc/fsl_law.c b/drivers/misc/fsl_law.c index 7bdd355c7..aa877c65f 100644 --- a/drivers/misc/fsl_law.c +++ b/drivers/misc/fsl_law.c @@ -74,6 +74,7 @@ int set_next_law(phys_addr_t addr, enum law_size sz, enum law_trgt_if id)  	return idx;  } +#ifndef CONFIG_NAND_SPL  int set_last_law(phys_addr_t addr, enum law_size sz, enum law_trgt_if id)  {  	u32 idx; @@ -166,6 +167,7 @@ int set_ddr_laws(u64 start, u64 sz, enum law_trgt_if id)  	return 0;  } +#endif  void init_laws(void)  { |