s5pc1xx: support onenand driver

This patch includes the onenand driver for s5pc100

Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>

3 files changed, 136 insertions, 0 deletions

diff --git a/include/linux/mtd/onenand.h b/include/linux/mtd/onenand.h
index 06f7bafea..9a6f31752 100644
--- a/include/linux/mtd/onenand.h
+++ b/include/linux/mtd/onenand.h
@@ -135,6 +135,7 @@ struct onenand_chip {
 #define ONENAND_HAS_CONT_LOCK		(0x0001)
 #define ONENAND_HAS_UNLOCK_ALL		(0x0002)
 #define ONENAND_HAS_2PLANE		(0x0004)
+#define ONENAND_RUNTIME_BADBLOCK_CHECK	(0x0200)
 #define ONENAND_PAGEBUF_ALLOC		(0x1000)
 #define ONENAND_OOBBUF_ALLOC		(0x2000)
 
diff --git a/include/linux/mtd/onenand_regs.h b/include/linux/mtd/onenand_regs.h
index fc63380d9..07fed1c60 100644
--- a/include/linux/mtd/onenand_regs.h
+++ b/include/linux/mtd/onenand_regs.h
@@ -121,6 +121,8 @@
 #define ONENAND_CMD_LOCK_TIGHT		(0x2C)
 #define ONENAND_CMD_UNLOCK_ALL		(0x27)
 #define ONENAND_CMD_ERASE		(0x94)
+#define ONENAND_CMD_MULTIBLOCK_ERASE	(0x95)
+#define ONENAND_CMD_ERASE_VERIFY	(0x71)
 #define ONENAND_CMD_RESET		(0xF0)
 #define ONENAND_CMD_READID		(0x90)
 
@@ -184,7 +186,9 @@
  * ECC Status Reigser FF00h (R)
  */
 #define ONENAND_ECC_1BIT		(1 << 0)
+#define ONENAND_ECC_1BIT_ALL		(0x5555)
 #define ONENAND_ECC_2BIT		(1 << 1)
 #define ONENAND_ECC_2BIT_ALL		(0xAAAA)
+#define ONENAND_ECC_4BIT_UNCORRECTABLE	(0x1010)
 
 #endif				/* __ONENAND_REG_H */
diff --git a/include/linux/mtd/samsung_onenand.h b/include/linux/mtd/samsung_onenand.h
new file mode 100644
index 000000000..9865780d4
--- /dev/null
+++ b/include/linux/mtd/samsung_onenand.h
@@ -0,0 +1,131 @@
+/*
+ *  Copyright (C) 2005-2009 Samsung Electronics
+ *  Minkyu Kang <mk7.kang@samsung.com>
+ *  Kyungmin Park <kyungmin.park@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __SAMSUNG_ONENAND_H__
+#define __SAMSUNG_ONENAND_H__
+
+/*
+ * OneNAND Controller
+ */
+
+#ifndef __ASSEMBLY__
+struct samsung_onenand {
+	unsigned long	mem_cfg;	/* 0x0000 */
+	unsigned char	res1[0xc];
+	unsigned long	burst_len;	/* 0x0010 */
+	unsigned char	res2[0xc];
+	unsigned long	mem_reset;	/* 0x0020 */
+	unsigned char	res3[0xc];
+	unsigned long	int_err_stat;	/* 0x0030 */
+	unsigned char	res4[0xc];
+	unsigned long	int_err_mask;	/* 0x0040 */
+	unsigned char	res5[0xc];
+	unsigned long	int_err_ack;	/* 0x0050 */
+	unsigned char	res6[0xc];
+	unsigned long	ecc_err_stat;	/* 0x0060 */
+	unsigned char	res7[0xc];
+	unsigned long	manufact_id;	/* 0x0070 */
+	unsigned char	res8[0xc];
+	unsigned long	device_id;	/* 0x0080 */
+	unsigned char	res9[0xc];
+	unsigned long	data_buf_size;	/* 0x0090 */
+	unsigned char	res10[0xc];
+	unsigned long	boot_buf_size;	/* 0x00A0 */
+	unsigned char	res11[0xc];
+	unsigned long	buf_amount;	/* 0x00B0 */
+	unsigned char	res12[0xc];
+	unsigned long	tech;		/* 0x00C0 */
+	unsigned char	res13[0xc];
+	unsigned long	fba;		/* 0x00D0 */
+	unsigned char	res14[0xc];
+	unsigned long	fpa;		/* 0x00E0 */
+	unsigned char	res15[0xc];
+	unsigned long	fsa;		/* 0x00F0 */
+	unsigned char	res16[0x3c];
+	unsigned long	sync_mode;	/* 0x0130 */
+	unsigned char	res17[0xc];
+	unsigned long	trans_spare;	/* 0x0140 */
+	unsigned char	res18[0x3c];
+	unsigned long	err_page_addr;	/* 0x0180 */
+	unsigned char	res19[0x1c];
+	unsigned long	int_pin_en;	/* 0x01A0 */
+	unsigned char	res20[0x1c];
+	unsigned long	acc_clock;	/* 0x01C0 */
+	unsigned char	res21[0x1c];
+	unsigned long	err_blk_addr;	/* 0x01E0 */
+	unsigned char	res22[0xc];
+	unsigned long	flash_ver_id;	/* 0x01F0 */
+	unsigned char	res23[0x6c];
+	unsigned long	watchdog_cnt_low;	/* 0x0260 */
+	unsigned char	res24[0xc];
+	unsigned long	watchdog_cnt_hi;	/* 0x0270 */
+	unsigned char	res25[0xc];
+	unsigned long	sync_write;	/* 0x0280 */
+	unsigned char	res26[0x1c];
+	unsigned long	cold_reset;	/* 0x02A0 */
+	unsigned char	res27[0xc];
+	unsigned long	ddp_device;	/* 0x02B0 */
+	unsigned char	res28[0xc];
+	unsigned long	multi_plane;	/* 0x02C0 */
+	unsigned char	res29[0x1c];
+	unsigned long	trans_mode;	/* 0x02E0 */
+	unsigned char	res30[0x1c];
+	unsigned long	ecc_err_stat2;	/* 0x0300 */
+	unsigned char	res31[0xc];
+	unsigned long	ecc_err_stat3;	/* 0x0310 */
+	unsigned char	res32[0xc];
+	unsigned long	ecc_err_stat4;	/* 0x0320 */
+	unsigned char	res33[0x1c];
+	unsigned long	dev_page_size;	/* 0x0340 */
+	unsigned char	res34[0x4c];
+	unsigned long	int_mon_status;	/* 0x0390 */
+};
+#endif
+
+#define ONENAND_MEM_RESET_HOT	0x3
+#define ONENAND_MEM_RESET_COLD	0x2
+#define ONENAND_MEM_RESET_WARM	0x1
+
+#define INT_ERR_ALL	0x3fff
+#define CACHE_OP_ERR    (1 << 13)
+#define RST_CMP         (1 << 12)
+#define RDY_ACT         (1 << 11)
+#define INT_ACT         (1 << 10)
+#define UNSUP_CMD       (1 << 9)
+#define LOCKED_BLK      (1 << 8)
+#define BLK_RW_CMP      (1 << 7)
+#define ERS_CMP         (1 << 6)
+#define PGM_CMP         (1 << 5)
+#define LOAD_CMP        (1 << 4)
+#define ERS_FAIL        (1 << 3)
+#define PGM_FAIL        (1 << 2)
+#define INT_TO          (1 << 1)
+#define LD_FAIL_ECC_ERR (1 << 0)
+
+#define TSRF		(1 << 0)
+
+/* common initialize function */
+extern void s3c_onenand_init(struct mtd_info *);
+
+#endif