diff options
| author | Wolfgang Denk <wd@denx.de> | 2012-04-30 16:29:16 +0200 |
|---|---|---|
| committer | Wolfgang Denk <wd@denx.de> | 2012-04-30 16:29:16 +0200 |
| commit | 48680493092b72f084b60757889fae3d7ee62058 (patch) | |
| tree | 646803fac3be5fb8f2fe7b16f75da9894b13e9b4 /doc/README.ag102 | |
| parent | 330a091c11d48539cc5cbaab708514fe7b386f8c (diff) | |
| parent | b9725ae3f3b74c6a61b80733b4a150f648cf7558 (diff) | |
| download | olio-uboot-2014.01-48680493092b72f084b60757889fae3d7ee62058.tar.xz olio-uboot-2014.01-48680493092b72f084b60757889fae3d7ee62058.zip | |
Merge branch 'master' of git://git.denx.de/u-boot-nds32
* 'master' of git://git.denx.de/u-boot-nds32:
board/adp-ag102: add configuration of adp-ag102
board/adp-ag102: add board specific files
nds32/ag102: add ag102 soc support
nds32/ag102: add header support of ag102 soc
Diffstat (limited to 'doc/README.ag102')
| -rw-r--r-- | doc/README.ag102 | 36 |
1 files changed, 36 insertions, 0 deletions
diff --git a/doc/README.ag102 b/doc/README.ag102 new file mode 100644 index 000000000..7d142a70d --- /dev/null +++ b/doc/README.ag102 @@ -0,0 +1,36 @@ +Andes Technology SoC AG102 +========================== + +AG102 is the second SoC produced by Andes Technology using N1213 CPU core +with FPU and DDR contoller support. +AG102 has integrated both AHB and APB bus and many periphals for application +and product development. + +ADP-AG102 +========= + +ADP-AG102 is the SoC with AG102 hardcore CPU. + +Configurations +============== + +CONFIG_MEM_REMAP: + Doing memory remap is essential for preparing some non-OS or RTOS + applications. + +CONFIG_SKIP_LOWLEVEL_INIT: + If you want to boot this system from SPI ROM and bypass e-bios (the + other boot loader on ROM). You should undefine CONFIG_SKIP_LOWLEVEL_INIT + in "include/configs/adp-ag102.h". + +Build and boot steps +==================== + +build: +1. Prepare the toolchains and make sure the $PATH to toolchains is correct. +2. Use `make adp-ag102` in u-boot root to build the image. + +Burn u-boot to SPI ROM: +==================== + +This section will be added later. |