diff options
| author | Nicolas Ferre <nicolas.ferre@atmel.com> | 2009-03-22 14:48:16 +0100 | 
|---|---|---|
| committer | Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> | 2009-03-22 14:48:16 +0100 | 
| commit | df486b1fa3f750b153eac7daa0b3bf1f594e5098 (patch) | |
| tree | 6cc2bd47266a75cf48182917d3f063c2eb4bc39a /cpu/arm926ejs/at91/usb.c | |
| parent | 118d168035cc93f586da4812c89cb153eb9f4243 (diff) | |
| download | olio-uboot-2014.01-df486b1fa3f750b153eac7daa0b3bf1f594e5098.tar.xz olio-uboot-2014.01-df486b1fa3f750b153eac7daa0b3bf1f594e5098.zip | |
at91: Support for the at91sam9g20 : Atmel 400Mhz ARM 926ej-s SOC.
AT91sam9g20 is an evolution of the at91sam9260 with a faster clock speed.
The AT91SAM9G20-EK board is an updated revision of the AT91SAM9260-EK board.
It is essentially the same, with a few minor differences.
Here is the chip page on Atmel website:
http://www.atmel.com/dyn/products/product_card.asp?part_id=4337
Signed-off-by: Justin Waters <justin.waters@timesys.com>
Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
Diffstat (limited to 'cpu/arm926ejs/at91/usb.c')
| -rw-r--r-- | cpu/arm926ejs/at91/usb.c | 4 | 
1 files changed, 2 insertions, 2 deletions
| diff --git a/cpu/arm926ejs/at91/usb.c b/cpu/arm926ejs/at91/usb.c index a15ab1693..7c44ad0e9 100644 --- a/cpu/arm926ejs/at91/usb.c +++ b/cpu/arm926ejs/at91/usb.c @@ -33,7 +33,7 @@ int usb_cpu_init(void)  {  #if defined(CONFIG_AT91CAP9) || defined(CONFIG_AT91SAM9260) || \ -    defined(CONFIG_AT91SAM9263) +    defined(CONFIG_AT91SAM9263) || defined(CONFIG_AT91SAM9G20)  	/* Enable PLLB */  	at91_sys_write(AT91_CKGR_PLLBR, CONFIG_SYS_AT91_PLLB);  	while ((at91_sys_read(AT91_PMC_SR) & AT91_PMC_LOCKB) != AT91_PMC_LOCKB) @@ -62,7 +62,7 @@ int usb_cpu_stop(void)  #endif  #if defined(CONFIG_AT91CAP9) || defined(CONFIG_AT91SAM9260) || \ -    defined(CONFIG_AT91SAM9263) +    defined(CONFIG_AT91SAM9263) || defined(CONFIG_AT91SAM9G20)  	/* Disable PLLB */  	at91_sys_write(AT91_CKGR_PLLBR, 0);  	while ((at91_sys_read(AT91_PMC_SR) & AT91_PMC_LOCKB) != 0) |