diff options
| author | Alison Wang <b18965@freescale.com> | 2012-03-26 21:49:05 +0000 | 
|---|---|---|
| committer | jason <jason@jason-ThinkPad-T61.(none)> | 2012-09-20 20:39:27 +0800 | 
| commit | aa0d99fc285a0b4ca71245c0c3ba8c00f8b51983 (patch) | |
| tree | b5d08e72a224b9e7b9768c4f822bb6366f034da7 /board/freescale/m5329evb/nand.c | |
| parent | 32dbaafa5a1fda97dbf99e6627309e7570dc14ca (diff) | |
| download | olio-uboot-2014.01-aa0d99fc285a0b4ca71245c0c3ba8c00f8b51983.tar.xz olio-uboot-2014.01-aa0d99fc285a0b4ca71245c0c3ba8c00f8b51983.zip | |
ColdFire: Clean up checkpatch warnings for MCF532x/MCF537x/MCF5301x
Signed-off-by: Alison Wang <b18965@freescale.com>
Diffstat (limited to 'board/freescale/m5329evb/nand.c')
| -rw-r--r-- | board/freescale/m5329evb/nand.c | 14 | 
1 files changed, 7 insertions, 7 deletions
| diff --git a/board/freescale/m5329evb/nand.c b/board/freescale/m5329evb/nand.c index 16025f91e..c70c98c8a 100644 --- a/board/freescale/m5329evb/nand.c +++ b/board/freescale/m5329evb/nand.c @@ -2,7 +2,7 @@   * (C) Copyright 2000-2003   * Wolfgang Denk, DENX Software Engineering, wd@denx.de.   * - * Copyright (C) 2004-2007 Freescale Semiconductor, Inc. + * Copyright (C) 2004-2007, 2012 Freescale Semiconductor, Inc.   * TsiChung Liew (Tsi-Chung.Liew@freescale.com)   *   * See file CREDITS for list of people who contributed to this @@ -67,18 +67,18 @@ static void nand_hwcontrol(struct mtd_info *mtdinfo, int cmd, unsigned int ctrl)  int board_nand_init(struct nand_chip *nand)  { -	volatile gpio_t *gpio = (gpio_t *) MMAP_GPIO; +	gpio_t *gpio = (gpio_t *) MMAP_GPIO;  	/*  	 * set up pin configuration - enabled 2nd output buffer's signals  	 * (nand_ngpio - nCE USB1/2_PWR_EN, LATCH_GPIOs, LCD_VEEEN, etc)  	 * to use nCE signal  	 */ -	gpio->par_timer &= ~GPIO_PAR_TIN3_TIN3; -	gpio->pddr_timer |= 0x08; -	gpio->ppd_timer |= 0x08; -	gpio->pclrr_timer = 0; -	gpio->podr_timer = 0; +	clrbits_8(&gpio->par_timer, GPIO_PAR_TIN3_TIN3); +	setbits_8(&gpio->pddr_timer, 0x08); +	setbits_8(&gpio->ppd_timer, 0x08); +	out_8(&gpio->pclrr_timer, 0); +	out_8(&gpio->podr_timer, 0);  	nand->chip_delay = 60;  	nand->ecc.mode = NAND_ECC_SOFT; |