diff options
| author | Yuri Tikhonov <yur@emcraft.com> | 2008-05-08 15:43:28 +0200 |
|---|---|---|
| committer | Wolfgang Denk <wd@denx.de> | 2008-05-20 23:24:37 +0200 |
| commit | 8b96c788d58f7cb85a89ee3f19c9b335d22443cd (patch) | |
| tree | 48816a5ab974a17c5680286f3dc9957e68afa48a | |
| parent | 6e8ec682268493b8d098f99e17b1ce71b4448977 (diff) | |
| download | olio-uboot-2014.01-8b96c788d58f7cb85a89ee3f19c9b335d22443cd.tar.xz olio-uboot-2014.01-8b96c788d58f7cb85a89ee3f19c9b335d22443cd.zip | |
lwmon5: enable OCM post test on lwmon5 board
Signed-off-by: Ilya Yanok <yanok@emcraft.com>
| -rw-r--r-- | include/configs/lwmon5.h | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/include/configs/lwmon5.h b/include/configs/lwmon5.h index 1f669aa8f..cf406c8c0 100644 --- a/include/configs/lwmon5.h +++ b/include/configs/lwmon5.h @@ -88,15 +88,20 @@ /* unused GPT0 COMP reg */ #define CFG_MEM_TOP_HIDE (4 << 10) /* don't use last 4kbytes */ /* 440EPx errata CHIP 11 */ +#define CFG_OCM_SIZE (16 << 10) /* Additional registers for watchdog timer post test */ #define CFG_WATCHDOG_TIME_ADDR (CFG_PERIPHERAL_BASE + GPT0_MASK2) #define CFG_WATCHDOG_FLAGS_ADDR (CFG_PERIPHERAL_BASE + GPT0_MASK1) #define CFG_DSPIC_TEST_ADDR CFG_WATCHDOG_FLAGS_ADDR +#define CFG_OCM_STATUS_ADDR CFG_WATCHDOG_FLAGS_ADDR #define CFG_WATCHDOG_MAGIC 0x12480000 #define CFG_WATCHDOG_MAGIC_MASK 0xFFFF0000 #define CFG_DSPIC_TEST_MASK 0x00000001 +#define CFG_OCM_STATUS_OK 0x00009A00 +#define CFG_OCM_STATUS_FAIL 0x0000A300 +#define CFG_OCM_STATUS_MASK 0x0000FF00 /*----------------------------------------------------------------------- * Serial Port @@ -162,6 +167,7 @@ CFG_POST_FPU | \ CFG_POST_I2C | \ CFG_POST_MEMORY | \ + CFG_POST_OCM | \ CFG_POST_RTC | \ CFG_POST_SPR | \ CFG_POST_UART | \ |