diff options
| author | Evan Wilson <evan@oliodevices.com> | 2014-10-15 11:19:09 -0700 |
|---|---|---|
| committer | Evan Wilson <evan@oliodevices.com> | 2014-10-15 11:19:09 -0700 |
| commit | a7b80a0b2349dc08bb49a601a444330a08a23469 (patch) | |
| tree | 30682eb1c010534ac6f2166b4a62edfa9a2d9f84 | |
| parent | a252a3577da19fb129333c4adc07fd473d10f289 (diff) | |
| download | olio-uboot-2014.01-a7b80a0b2349dc08bb49a601a444330a08a23469.tar.xz olio-uboot-2014.01-a7b80a0b2349dc08bb49a601a444330a08a23469.zip | |
OMAP3H1: Pinmux: New pinmux for Bluetooth to work
Set BCM 20702 REG_EN and WAKE as GPIOs
Putting Bluetooth SPI-SOMI into safe mode (pulled up), so that Bluetooth chip doesn't enter SPI mode
Change-Id: I9d8f05b378f34f2794cc0593230c9ee77b552d3e
| -rw-r--r-- | board/olio/h1/pinmux.h | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/board/olio/h1/pinmux.h b/board/olio/h1/pinmux.h index 5bba7c772..3cdf5a3d1 100644 --- a/board/olio/h1/pinmux.h +++ b/board/olio/h1/pinmux.h @@ -77,7 +77,7 @@ MUX_VAL(CONTROL_PADCONF_DSS_DATA19, (IEN | PD | M7 )) /* safe_mode */\ MUX_VAL(CONTROL_PADCONF_DSS_DATA20, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA21, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_DATA22, (IEN | PD | M7 )) /* safe_mode */\
-MUX_VAL(CONTROL_PADCONF_DSS_DATA23, (IEN | PD | M7 )) /* safe_mode */\
+MUX_VAL(CONTROL_PADCONF_DSS_DATA23, (IDIS | PI | M4 )) /* gpio_93 */\
MUX_VAL(CONTROL_PADCONF_DSS_HSYNC, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_PCLK, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_DSS_VSYNC, (IEN | PU | M7 )) /* safe_mode */\
@@ -199,12 +199,12 @@ MUX_VAL(CONTROL_PADCONF_MCSPI1_CS1, (IEN | PU | M7 )) /* safe_mode */\ MUX_VAL(CONTROL_PADCONF_MCSPI1_CS2, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI1_CS3, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI1_SIMO, (IEN | PD | M7 )) /* safe_mode */\
-MUX_VAL(CONTROL_PADCONF_MCSPI1_SOMI, (IEN | PD | M7 )) /* safe_mode */\
+MUX_VAL(CONTROL_PADCONF_MCSPI1_SOMI, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI2_CLK, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI2_CS0, (IEN | PU | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI2_CS1, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MCSPI2_SIMO, (IEN | PD | M7 )) /* safe_mode */\
-MUX_VAL(CONTROL_PADCONF_MCSPI2_SOMI, (IEN | PD | M7 )) /* safe_mode */\
+MUX_VAL(CONTROL_PADCONF_MCSPI2_SOMI, (IDIS | PI | M4 )) /* gpio_180 */\
MUX_VAL(CONTROL_PADCONF_MMC1_CLK, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MMC1_CMD, (IEN | PD | M7 )) /* safe_mode */\
MUX_VAL(CONTROL_PADCONF_MMC1_DAT0, (IEN | PD | M7 )) /* safe_mode */\
|